Abstract

A floating-point arithmetic unit (FPAU), based on the residue number system, is reported which can perform addition, subtraction and multiplication. As a result, several classic problems associated with RNS based digital filters such as: overflow detection, sign detection and non-integer filter coefficients are overcome by virtue of thefloating-point representation of rational numbers over a large dynamic range. The FPAU has potential applications in computing, digital filtering, and implementing high speed, high precision Fast Fourier Transform (FFT) and Winograd Fourier Transform (WFTA). It will be shown that by using parallel small word-length architectures (viz. microprocessors), a high speed FPAU can be realized.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.