Abstract
A two-clock-cycle locking and duty-conserving digital delay line is presented. The proposed delay line has a new matching detection circuit which can decide the tapping position within the detecting resolution range of 0.3 ns. The proposed delay line has duty-conserved 2-clock-cycle locking time at the frequency range of 70-180 MHz using 0.5 /spl mu/m CMOS process.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
