Abstract
Time interleaved sigma-delta analog to digital converter seems to be a potential solution for wide bandwidth analog to digital converter with the lowest hardware complexity compared to other solutions using parallel sigma-delta modulators. Its performance depends on the digital filter and is very sensitive to the channel mismatch. This paper summarizes our work on the digital signal processing for this kind of converter, including filtering, decimation and channel mismatch correction in order to reduce the implementation complexity while minimizing the channel mismatch effect.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
