Year-end Sale % OFF 
Abstract
A novel process for the fabrication of tee- or gamma-shaped gate structures is presented. This process was utilized to fabricate 0.25 mu m*60 mu m and 0.25 mu m*150 mu m T-gate MESFETs. From S-parameter data up to 40 GHz, extrapolated cutoff frequencies as high as 55-65 GHz were obtained. DC yields as high as 80% over 3-in wafers were obtained using this dielectric defined T-gate (DDTG) process. Step-stress measurements indicate device reliability comparable to the normal MESFET process. Relative to multilayer resist processing techniques usually used to form T-gates, it is believed that the DDTG process will substantially increase the yield, uniformity, and reliability of FET-like devices/circuits using T-gates with geometries at or below 0.25 mu m.< <ETX xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">></ETX>
Published Version
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
