Abstract
A circuit specifically designed as a complementary driver for a high- speed scaling circuit is described. This circuit incorporates the principle of time-delayed negative feedback by using a passive delay line in the feedback path. The delay line provides optimum positioning of the bias voltage at the base of the nondriven transistor in a current-mode pair.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
