Abstract
This paper describes a miniaturized inductively powered neural stimulator chip. We propose a solution to overcome the bulkiness of present neural implants by eliminating the need for data decoders, digital control blocks and clocks. This approach trades-off programmability, such as precise stimulus amplitude control, for a considerable reduction in chip area and power consumption. The system is fabricated in a 0.18 μm CMOS process, consumes about 16 μW and occupies merely 220 μm × 180 μm.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
