Abstract
The literature contains many theoretical solutions to the design of high-performance packet switches, related to buffering, selection, and routing functionalities. Different selection policies and scheduling algorithms providing 100% throughput, such as MSM, MWM, and the like, have been proposed. However, in practice many of them introduce a high complexity and are not feasible. In this paper, we suggest a simple cell selection policy implemented by hardware for an input-queuing architecture using a multistage interconnection network. The proposal is described and simulated using a VHDL language. Performances in terms of delay, throughput, and cell loss are evaluated.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: International Journal of Computers and Applications
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
