Abstract
The difficulties in identifying the precise defect location and real leakage path is increasing as the integrated circuit design and process have become more and more complicated in and below deep sub-micron technology node. Most of the defects causing chip leakage are detectable with only one of the failure analysis (FA) tools such as liquid crystal detection (LCD) or photon emission microscope (PEM). However, due to process marginalities some defects are often not detectable with only one FA tool [Hung-Sung Lin, Wen-Tung Chang, Chun-Lin Chen, Tsui-Hua Huang, Vivian Chiang, Chun-Ming Chen. A study of asymmetrical behaviour in advanced nano SRAM devices. In: 13th IPFA proceedings; July 2006. p. 63–6; Kruseman Bram, Majhi Ananta, Hora Camelia, Eichenberger Stefan, Meirlevede Johan. Systematic defects in deep sub-micron technologies. ITC international test conference, 2004. p. 290–9.]. This paper present an example of an abnormal power consumption process related defect which could only be detected with more advanced FA tools.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
