Abstract
In this paper, we present a graphical computer-aided design (CAD) environment for the design, analysis, and layout of carbon nanotube (CNT) field-effect transistor (CNFET) circuits. This work is motivated by the fact that such a tool currently does not exist in the public domain for researchers. Our tool has been integrated within Electric — a very powerful, yet free CAD system for custom design of integrated circuits (ICs). The tool supports CNFET schematic and layout entry, rule checking, and HSpice/VerilogA netlist generation. We provide users with a customizable CNFET technology library with the ability to specify λ-based design rules. We showcase the capabilities of our tool by demonstrating the design of a CNFET standard cell library and a 16-bit carry-select adder. We hope that the availability of this tool will invigorate the CAD community to explore novel ideas in CNFET circuit design.
Sign-in/Register to access full text options 
Free) 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
