Abstract
This paper presents an implementation of a real-time FFT processor based on FPGA, which uses the radix-4 DIF (decimation-in-frequency) algorithm. Five stages of radix-4 butterflies are used to make up of a pipeline to compute the 1024-point complex FFT. The FFT processor can operate at 164 MHz and compute a 1024-point FFT at 6.225 mus when operating on the device of Xilinx Virtex II Pro 70. This will accommodate a high data throughput transmitted to the back end instrument.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
