Abstract

Three CFET process flow options, starting with Si bulk, SOI or DSOI substrates respectively, were compared in their likelihood to experience process variation failures. This study was performed using virtual fabrication technologies, without requiring the fabrication of any actual test wafers. The SOI process flow option was identified as the most robust option among the three possibilities.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call