Abstract
A BCH error correction scheme applied to FPGA with embedded memory
Full Text
Sign-in/Register to access full text options
Published version (Free)
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
More From: Frontiers of Information Technology & Electronic Engineering
Paper Title
Journal
Date