Abstract
A highly energy-efficient, highly area-efficient asymmetric capacitance switching scheme for successive approximation register (SAR) analog-to-digital converters (ADC) is presented. Based on the monotonic switching procedure and asymmetric capacitance array, the novel architecture achieves 97.65% reduction in capacitor area over the conventional SAR ADC. Besides, with the split-capacitor method and most significant bit split switching procedure, the proposed switching scheme achieves 99.77% less switching energy compared with the conventional switching method.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
