Abstract
A 6.25-MHz 3.4-mW Single Clock DPWM Technique Using Matrix Shift Array
Full Text
Sign-in/Register to access full text options
Published version (Free)
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Similar Papers
Paper Title
Journal
Date
More From: IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Paper Title
Journal
Date