Abstract

A QAM processor for applications in QAM demodulators with baud rates of up to 60 Mbaud and modulation schemes of up to 1024 QAM has been implemented on a single chip. Besides 11-tap complex-valued adaptive time-domain equalization, the chip performs the complete digital base-band signal processing of high-capacity QAM demodulators including frequency-domain slope equalization and the digital parts of the timing and carrier recovery as well as the gain and offset control for the A-to-D converters. The equalizer can be operated in baud spaced and half-baud spaced mode and can also be used for cross-polarisation interference cancellation. The computational power of the QAM processor exceeds 5 giga-multiply-accumulate operations per second. Fabricated in a 1.0-/spl mu/m CMOS technology on a silicon area of 185 mm/sup 2/ the 800 K-transistor chip demonstrates the potential of such economical technologies. The maximum clock frequency under worst-case conditions is 60 MHz, the corresponding power dissipation is 4.2 W. >

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.