Abstract
Time-varing offset such as transistor aging increases mismatches of differential pairs at PAM-3 transceivers, exacerbating signal integrity. To tackle this issue, this work proposes a time-varying offset sensing and compensation technique for a PAM-3 transceiver. The proposed compensation algorithm continuously monitors the offset by detecting faulty sensing output patterns and generates optimal reference voltage for the single-to-differential amplifier and DFE to cancel out the offset. The proposed 6 Gbps PAM-3 transceiver was fabricated in 65nm CMOS technology. The proposed offset compensation technique improves the worst-case eye-openings by 38% compared to the baseline design.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
