Abstract

A fully integrated 6–18 GHz bulk CMOS ultra-wideband (UWB) gain-compensation amplifier for phased-array radar system based on SMIC 40-nm CMOS process is presented in this paper. Combined with dual-branch input matching network, three-stage cascaded amplification and both the inductive series- and shunt-peaking techniques, the gain 3-dB bandwidth (BW) is further extended. The fabricated UWB amplifier achieves a flat gain of 8.7–13.3 dB and an averaged noise figure (NF) of 5.75 dB with input return loss better than −15.1 dB. Measured input 1-dB compression point (IP1dB) is −11.9 dBm at 12 GHz. The UWB amplifier totally consumes 33.6 mW from a 1.2-V supply and occupies an area of 0.337 mm2.

Full Text
Published version (Free)

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call