Abstract
Incorporating the low-IF architecture, a 5-GHz WLAN receiver front-end chip is implemented in a 0.18 /spl mu/m CMOS technology. The chip contains a single-in differential-out low noise amplifier with 1.5 dB noise figure (NF), 25 dB voltage gain and less than 13 mW power consumption, a folded structure downconversion mixer with 9.9 dB single side band noise figure (SSB NF), 13.7 dB voltage gain and+2.7 dBm IIP3, consuming 10 mA current under a 2V supply voltage. The chip also has a 12 dB gain adjustment through a VGA cell placed in parallel with LNA's input.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
