Abstract

A novel architecture is presented to optimize the noise performance and the power consumption of the transconductance `gm' boosted common-gate (CG) ultrawideband (UWB) low-noise amplifier (LNA), operating in the 3---5 GHz range, by employing current reuse technique. This proposed CG LNA utilizes a common source (CS) amplifier as the gm-boosting stage and the bias current is shared between the gm-boosting stage and the CG amplifying stage. The LNA circuit also utilizes the short channel conductance gds in conjunction with an LC T-network to further reduce the noise figure (NF). The proposed LNA architecture has been fabricated using the 130 nm IBM CMOS process. The LNA achieved input return loss (S11) of ?8 to ?10 dB, and, output return loss (S22) of ?12 to ?14 dB, respectively. The LNA exhibits almost flat forward voltage gain (S21) of 13 dB, and reverse isolation (S12) of ?62 to ?49 dB, with a NF ranging between 3.8 and 4.6 dB. The measurements indicate an input-referred third order intercept point (IIP3) of ?6.1 dBm and an input-referred 1-dB compression point (ICP1dB) of ?15.4 dBm. The complete chip draws 4 mW of DC power from a 1.2 V supply.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.