Abstract
In this paper, a burst-mode clock and data recovery (CDR) circuit using a half-rate clock technique is realized for optical communication. The CDR circuit contains a frequency detector and a data-injection oscillator to control the frequency of the recovered clock. In-lock operation can be accomplished on the first data transition, and then the output clock is in phase for all data until the data transition is over. The CDR circuit is implemented with TSMC 0.18-um 1P6M CMOS technology. The simulation results show that the proposed CDR circuit recovers the incoming data.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
