Abstract
A 28-GHz <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$2\times 8$ </tex-math></inline-formula> bit quadrature RF-DAC is presented, which has an analog LO leakage cancellation circuit. It is based on a double-balanced Gilbert cell structure where current bleeding paths are introduced to prevent the cells from being completely turned off. LO leakages of the RF-DAC are canceled by controlling the current bleeding paths. It was fabricated in a 28-nm bulk CMOS process and achieved a −5.6-dBm CW output power with 12-mW power consumption from a 1.1 V supply and 3-Gb/s maximum data rate with 64-QAM signals. −45-dBc LO leakage was achieved using the proposed leakage cancellation technique.
Published Version
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call