Abstract
This paper describes a wide range delay-locked loop (DLL) for synchronous clocking, to support dynamic frequency and voltage scaling. The DLL achieves a wide range by using multiple phases from its variable delay line. A phase detector is proposed to increase the locking speed and alleviate the phase offset owing to the inherent mismatch of the charge pump. The DLL achieves a static phase error of under 10 ps. At 1 GHz, its RMS jitter and peak-to-peak jitter are 1.57 ps and 10.7 ps respectively.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
