Abstract

A low noise high-speed readout integrated circuit (ROIC) for InGaAs infrared focal plane array (FPA) is reported in this paper. To reduce the input reference noise, the correlated double sampling (CDS) is added into the pixel circuit, where the capacitance transimpedance amplifier (CTIA) structure is adopted as the input stage circuit. The selectable capacitance of CTIA can satisfy different values of full well capacity (FWC), such as 10ke- (very high gain, VHG), 20ke- (high gain, HG), 350ke-(low gain, LG). The input reference noise can be reduced to 127e- by the CDS in LG condition. The ROIC adopts monolithic integration and implements various functions, such as windowing, subsampling and different integration and readout modes. The readout rate can be reached to 20MHz and the analog circuit's power consumption is about 46mW.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.