Abstract
The design of a low power, low voltage, 12-bit 8 kHz bandwidth /spl Sigma//spl Delta/ modulator that achieves 0.34 mW power consumption at 1.95 V supply is described. The modulator employs a novel architecture in which a third-order modulator is stabilized by a local feedback loop around each integrator. Unlike multi-stage /spl Sigma//spl Delta/ modulators, this architecture is very tolerant to the modest DC gain of low voltage opamps. The architecture, together with special circuit techniques, permits a low voltage switched capacitor implementation at 1.95 V-3.3 V supply using standard 1.2 /spl mu/m CMOS technology.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
