Abstract
A pipelined ADC is presented in which the key component, the comparator, is designed using a latch structure which decreases the settling time and minimizes static power dissipation. Offset errors caused by device mismatch are cancelled using an autozeroing technique. The gain cell and subtractor is designed using a differential mode source follower to maximize the speed and minimize the power consumption and die area. The automatic gain calibration scheme is addressed. The circuit implementation enables operation at a 20 MHz sampling rate with only 25 mW average power dissipation. It achieves 10-bit resolution with the die area being less than 0.8 mm/sup 2/ in a 0.8 /spl mu/m technology.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
