Abstract
This paper attempts to theoretically determine the optimal number of bit-per-stage required for the CMOS low-voltage (V/sub supply/ < 2.5V/sub th/) radix-2 pipeline ADC architecture, with minimization of power dissipation and analog complexity as the overall goal. The design of a 1.5 V, 21 mW, 25 MS/s, 10-bit pipeline ADC is employed as reference. The results of the optimization analysis show that 2.5 bit-per-stage is the optimum for the 10-bit ADC design with digital error correction. This can also be generalized for any n-bit low-voltage pipeline ADC.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
