Abstract
8-bit AES implementation was first proposed by Tim Good[8] as Application-Specific-Instruction- Process(ASIP), featured in low area design based on the stored-program design concept, which the software programs runs in a hardware processor. This paper proposes a direct hardware implementation of AES algorithm. There are two kinds of implementation, one uses shift registers for KeyExpansion and Mixcolumn called Shift-type, the other called BRAM-type uses Block RAMs (BRAMs) instead of shift registers. Both Implementations gain much higher throughput than ASIP. However, BRAM-type uses only 130 slices and achieves a throughput of 27 Mega bit per second (Mbps). Comparing to ASIP's 122 slices and 2.18 Mbps throughput, it achieves 12 times increase in throughput, 8% increase in slice number and no software programming necessary.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
