Abstract
This brief presents a highly linear and high-speed operational amplifier that consists of a double-recycling folded cascode input stage and an adaptive biasing with a flipped voltage follower to boost slew-rate and unity-gain frequency. In addition, frequency compensation is performed by an input cross-coupled phase-lead passive compensation scheme and hybrid Miller-cascode compensation. A 56 MHz -3 dB bandwidth fifth-order programmable gain continuous-time active low pass filter is fabricated in 180 nm CMOS to validate the proposed scheme. The filter achieves 30.5 dBm of third-order interception point at 38 MHz and occupies 0.215 mm <sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">2</sup> . The filter consumes 14.7 mW with 1.8 V supply and has 0.2 dB in-band ripple.
Published Version
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call