Abstract
AbstractA new method to reduce leakage current and a new pixel circuit based on super grain silicon (SGS) backplane are proposed. This method has three strong points. First, it is possible to reduce random mura caused by leakage current. Second, the number of gates to reduce leakage current can be minimized. Finally, it is also possible to decrease the storage capacitor size.
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Published version (
Free)
Free) 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
