Abstract
In this paper, we present the design and implementation of an RF bandpass ΣΔ modulator where the loop filter is a 4th order capacitively-coupled LC filter. A design methodology using coupling capacitor and the feedback Finite Impulse Response Digital-to-Analog Converter (FIRDAC) coefficients in order to obtain the desired Noise Transfer Function (NTF) is presented. The proposed capacitively-coupled bandpass LC ΣΔ is implemented in a 130nm CMOS process. The fabricated chip, operating under a supply voltage of 1.2V, has a varying center frequency range of 400–442MHz with a corresponding sampling frequency range of 533–589MHz. A maximum Signal-to-Noise Ratio (SNR) of 50dB in a 4.5MHz bandwidth for a power consumption of 20mW was achieved. The effect of the clock jitter on the Analog-to-Digital Converter (ADC) performance is measured and presented.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
