Abstract
A microprogram transfer register designation system for a microprogram controlled microprocessor which has a plurality of internal data buses such that there are previously prepared some number of source register sets each designating one source register for each of the internal buses and some number of destination register sets each designating one destination register for each of the internal buses, wherein one of the source register sets and one of the destination register sets is selected when an interregister transfer is executed. A transfer register designation field of a microcode includes at least one transfer inhibit flag for the internal buses.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
