Abstract
In today's densely packed electronic circuit boards, 3D packaging of electronic components is commonplace. To further maximise use of real estate on PCBs or the substrate, 3D packaging of bare dies, wire bonded and encapsulated on substrates is becoming a necessity. Designers and manufacturers alike find constraints in width and length of substrates, but may have room in depth or height. The substrate layout is no longer restricted to area of space, but now volume as well. With the move to stacking bare dies, various issues in design and manufacture become critical. This paper investigates these issues, namely design considerations, process considerations and coefficients of thermal expansion of the end manufactured products. The average size of the products investigated ranges from a 6 mm/spl times/6 mm substrate to an 8 mm/spl times/8 mm substrate with a minimum of 20 aluminium wire bond interconnections.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
