Abstract
Proper generalized decomposition (PGD) is a recently developed model-order reduction method based on the use of variable-separated representations. In this paper, space variable-separated PGD is applied on the 3-D capacitance extraction of interconnects in integrated circuits to reduce its computational complexity. To make the PGD solver feasible, the complex boundary conditions are simplified by a characteristic function technique. 3-D singular-value decomposition of the coefficient functions is avoided by using a reformulated PGD algorithm, and therefore, the proposed method can effectively deal with problems with inhomogeneous dielectric layers and dummy fills. Numerical examples are given to verify the method.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
