Abstract
A set of design of experiments matrix was created to evaluate the possibilities of electrostatic-discharge (ESD) failures during the complex 3-D integration process as a function of the ESD protection level. A detailed set of pass/fail criteria based on circuit performance was established. Various phases of 3-D integration are monitored for ESD failures. Based on measured samples, it was observed that the functionality test and leakage test show circuit performance degradation and a larger fail rate after chip-to-chip bonding on designs without ESD protection.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
More From: IEEE Transactions on Device and Materials Reliability
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.