Abstract
An island formation method for fabrication of a miniaturized CAAC‐OS FET has been developed. With our etching process, the CAAC‐OS FET, which has a gate length as small as 6.5 nm, had a high on‐off drain current ratio. The high‐definition display had excellent characteristics of a low lateral leakage current.
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Published version (
Free)
Free) 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
