Abstract
Cost‐effective Display Driver IC architecture with an external memory is presented. Low‐power and high‐speed memory interface is proposed to minimize the increase of power consumption and the number of pins. The measured power consumption was less than 45mW with four 1.6Gbps data lanes, 1 clock lane and 1 command lane.
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Published version (
Free)
Free) 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
