Abstract
A low voltage differential signaling (LVDS) interface circuit for inter-chip communication in a DSL system has been designed, integrated and verified in 130 nm CMOS technology. Tailored for low supply voltage, the nominal transmitter differential output voltage is 330 mV with 640 mV common-mode (CM) so it is not fully compatible with the LVDS standard. To achieve high data rate performance, DC closed loop control was used in the transmitter together with wide CM input multi-stage receiver and source/load termination. 1.2 Gbps operation at 1.5 V supply was measured on fabricated test chips comprising LVDS transmitter, receiver, serial-to-parallel data framing and clocking. Power dissipation with one set of Receiver/Transmitter active and BIST has been measured to be 67.5 mW and the area of the interface is 0.45 mm2.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
