Abstract
The paper is devoted to the details of implementation of machine vision algorithms on FPGA. The algorithms were implemented using the Vitis HLS high-level synthesis tool. The main parameter in the realization of the algorithms is speed; since it is necessary to proceed processing of the incoming video stream with minimum delay.
Published Version
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have