Universal Asynchronous Receiver Transmitter Research Articles

A Case Study on the Integration of Powerline Communications and Visible Light Communications from a Power Electronics Perspective.

This paper presents a dual-purpose LED driver system that functions as both a lighting source and a Visible Light Communication (VLC) transmitter integrated with a Powerline Communication (PLC) network under the PRIME G3 standard. The system decodes PLC messages from the powerline grid and transmits the information via LED light to an optical receiver under a binary phase shift keying (BPSK) modulation. The load design targets a light flux of 800 lumens, suitable for LED light bulb applications up to 10 watts, ensuring practicality and energy efficiency. The Universal Asynchronous Receiver-Transmitter (UART) module enables communication between the PLC and VLC systems, allowing for an LED driver with dynamic control and real-time operation. Key signal processing stages are commented and developed, including a hybrid buck converter with modulation capabilities and a nonlinear optical receiver to regenerate the BPSK reference signal for VLC. Results show a successful prototype working under a laboratory environment. Experimental validation shows successful transmission of bit streams from the PLC grid to the VLC setup. A design guideline is presented in order to dictate the design of the electronic devices involved in the experiment. Finally, this research highlights the feasibility of integrating PLC and VLC technologies, offering an efficient and cost-effective solution for data transmission over existing infrastructure.

Error-Free Arduino Communication: Integrating Hamming Code for UART Serial Transmission

Serial communication is a fundamental method for data transfer in electronic devices, particularly in Arduino-based systems. However, existing protocols, such as Universal Asynchronous Receiver/Transmitter (UART), often lack robust error detection mechanisms, leading to potential data integrity issues. This study aims to address the knowledge gap regarding error detection in UART communication by implementing Hamming Code, a well-established method for detecting and correcting single-bit errors. The research employs a systematic approach, including data encoding before transmission and decoding with error correction at the receiver end. The results demonstrate that the integration of the Hamming Code significantly enhances the reliability of data transmission, reducing error rates and improving overall system performance. The implications of this research extend to various applications requiring high data integrity, such as industrial control systems and Internet of Things (IoT) devices. By providing a practical solution to the challenges of error detection in serial communication, this study contributes to the advancement of reliable communication systems in modern technology.

Design and performance analysis of asynchronous network on chip for streaming data transmission on FPGA

The majority of the system on chip (SoC) uses the network on chip (NoC) as routing ports for data transfer from node-to-node with minimal power consumption and low latency and high throughput. This paper concentrates on the ability to model the asynchronous NoCs on the asynchronous circuits on field programmable gate arrays (FPGAs). A 3×3 NoC and its universal asynchronous receiver transmitter (UART) protocol is designed and its simulation of the Verilog hardware description language (VHDL) code is done and tested on the Artix-7 FPGA kit, the testing processes in done using the Chipscope tool. In order to meet target requirements in terms of power consumption and latency, the label switching (LS) technique is used as routing. The proposed LS-NoC with level-encoded dual-rail (LEDR) encoding technique provides throughput by registering the packet between the different routers and it helps to improve throughput and speed. The effectiveness of the data transfer is measured and analyzed through a synthesis summary in terms of lookup table’s (LUT’s), slice registers, flip flops’s (FF’s), latency, and packet delivery ratio (PDR) for the traffic pattern generator. The proposed NoC is designed for 8×8 and each port size is 21 bits including ID’s of source and destination routers. The results can be justified by following results: improvement of LUTs is about 12%, flip-flops are 7%, improvement of throughput is 23% and delay is reduced by 26%.

Design and Implementation of Verilog Based High Speed Low Power UART

The most crucial component of serial communication is a microcircuit called a universal asynchronous receiver/transmitter (UART). Receive-transmitter asynchronous technology is known as UART, and it is widely used for device-to-device communication protocols. Using asynchronous serial communication at a speed that can be adjusted. A hardware communication technique called UART Asynchronous conditions occur when the output of the transmitting device and the receiving end are not in sync with a clock. In UART, receiving a signal is known as RxD, and transmitting a signal is known as TxD. In comparison to the existing conventional UART design, we were able to reduce delay by 29% and power usage by 33% using our approach. The effectiveness of the novel UART design is noticed with the reduction in delay and power consumption. Synthesis and simulation are done in Xilinx ISE and Modelsim and Verilog HDL is used to implement a unique UART design.

A Review on Design and Verification of Programmable UART with AXI

A Review on Design and Verification of Programmable UART with AXI

FPGA-base object tracking: integrating deep learning and sensor fusion with Kalman filter

This research presents an integrated approach for object detection and tracking in autonomous perception systems, combining deep learning techniques for object detection with sensor fusion and field programmable gate array (FPGA-based) hardware implementation of the Kalman filter. This approach is suitable for applications like autonomous vehicles, robotics, and augmented reality. The study explores the seamless integration of pre-trained deep learning models, sensor data from a depth camera, real-sense D435, and FPGA-based Kalman filtering to achieve robust and accurate 3D position and 2D size estimation of tracked objects while maintaining low latency. The object detection and feature extraction are implemented on a central processing unit (CPU), and the Kalman filter sensor fusion with universal asynchronous receiver transmitter (UART) communication is implemented on a Basys 3 FPGA board that performs 8 times faster compared to the software approach. The experimental result provides the hardware resource utilization of about 29% of look-up tables, 6% of lookup table RAMs (LUTRAM), 15% of Flip-flops, 32% of Block-RAM, 38% of DSP blocks operating at 100 MHz, and 230400 baud rates for the UART. The whole FPGA design executes at 2.1 milliseconds, the Kalman filter executes at 240 microseconds, and the UART at 1.86 milliseconds.

Universal Asyncronous Receiver Transmitter

Abstract: This project focuses on the Verilog-based design and implementation of a Universal Asynchronous ReceiverTransmitter (UART) communication module. The UART is a fundamental component in digital systems, facilitating serial data transmission between devices. Our objective is to develop a robust and efficient Verilog description of the UART module, emphasizing simplicity, modularity, and ease of integration. The baud rate generator allows for flexible communication speeds, accommodating diverse applications. The module ensures accurate framing of transmitted and received data through the proper generation of start and stop bits. Error-detection mechanisms are implemented to enhance data integrity. The project enhances the digital design field by delivering a Verilog implementation of a UART communication module that is both dependable and efficient.

Design, refinement, and enhancement of FPGA-implemented UART circuitry

This article provides an overview of the universal asynchronous receiver/transmitter, commonly referred to as Universal Asynchronous Receiver/Transmitter (UART). The UART stands as a noteworthy exemplar of a serial communication protocol, facilitating the exchange of data within a serial connection while accommodating full-duplex communication. The architecture of the UART hinges upon three principal constituents: the transmitter, the receiver, and the baud rate generator, the latter essentially a frequency divider. Each of these elements is meticulously crafted using the Verilog hardware description language, thereby ensuring distinct and efficient design. Furthermore, this discourse delves into refined iterations of these implementations. For instance, it introduces the concept of a baud rate self-adaptive function and expounds upon multibyte transmission techniques. In a concerted effort to streamline circuit design and curtail the electro circuit's footprint, a deliberate decision is made to forgo the integration of a parity check module. Consequently, the chosen data format is the widely adopted 8N1 (8 data bits, 1 stop bit and no parity bit) configuration.

An FPGA-Based Adaptive Solution for Synchronous Configuration in UART Communication

To address the challenges associated with data reception failures, which arise due to abrupt alterations in the baud rate and the data format of the transmission signal in traditional Universal Asynchronous Receiver-Transmitter (UART) scenarios, this study presents an adaptive UART parameter solution underpinned by Field-Programmable Gate Array (FPGA) technology. Initially, this manuscript elucidates the underlying principles of UART communication and delineates the pivotal constituents of the UART protocol. Subsequently, it offers an in-depth analysis, from the transmission perspective, of how specific parameters influence the effectiveness of the UART protocol. Based on the software and hardware embodiments associated with the dual primary functions – baud rate adaptation and data format adaptation – this paper extensively details the flow chart for baud rate adaptation, the circuitry for edge detection, methodologies for baud rate computation, and the parameter eigenvalue approach. Following this, Verilog, a hardware description language, is employed for coding and subsequent simulation within the Quartus II environment. Empirical evidence corroborates the efficacy of the proposed design in achieving synchronous configuration between the baud rate and the data format. The findings of this research bear substantial implications for augmenting both the adaptability and dependability of UART communication systems.

A Comparative Analysis of Synchronous USART And Asynchronous UART Communication Protocols

In contemporary applications, the integration of the STM32F103ZET6 microcontroller with various peripherals is indispensable, emphasizing the critical role of serial communication in data transmission between the microcontroller and these peripherals. This study delineates the distinctions between Universal Synchronous Asynchronous Receiver-Transmitter (USART) and Universal Asynchronous Receiver-Transmitter (UART) within the context of USART synchronous communication. The superiority of USART is underscored by its utilization of a uniform clock and identical baud rate for simultaneous and synchronous transmission, enhancing data transfer efficiency significantly. This methodology facilitates the transmission of larger data quantities concurrently and mitigates data loss during prolonged transmission, a prevalent issue in UART asynchronous communication. Additionally, USART preserves essential functionalities such as the detection of data boundaries, automatically discerning the initiation and termination of individual data frames, which guarantees the uninterrupted reception and transmission of data. This analysis is pivotal for professionals seeking optimized communication protocols in microcontroller-based systems.
 In contemporary applications, the integration of the STM32F103ZET6 microcontroller with various peripherals is indispensable, emphasizing the critical role of serial communication in data transmission between the microcontroller and these peripherals. This study delineates the distinctions between Universal Synchronous Asynchronous Receiver-Transmitter (USART) and Universal Asynchronous Receiver-Transmitter (UART) within the context of USART synchronous communication. The superiority of USART is underscored by its utilization of a uniform clock and identical baud rate for simultaneous and synchronous transmission, enhancing data transfer efficiency significantly. This methodology facilitates the transmission of larger data quantities concurrently and mitigates data loss during prolonged transmission, a prevalent issue in UART asynchronous communication. Additionally, USART preserves essential functionalities such as the detection of data boundaries, automatically discerning the initiation and termination of individual data frames, which guarantees the uninterrupted reception and transmission of data. This analysis is pivotal for professionals seeking optimized communication protocols in microcontroller-based systems.

Comparison And Selection of Commonly Used Communication Protocols in Measurement and Control Instruments

In the contemporary landscape of economic globalization, the salience of the field of measurement and control has progressively intensified. Simultaneously, the utilization of serial bus technology within instrumentation has witnessed a considerable proliferation. Consequently, the judicious selection of an appropriate serial bus protocol has assumed paramount importance. It is incumbent upon practitioners to consider diverse factors, including the communication principles, performance attributes, and interfacing requirements, when making their choice, to ensure the efficacious and stable operation of their systems. This investigation employs a methodology that amalgamates a comprehensive literature review with experimental comparative analyses to ascertain the optimal suitability of Universal Asynchronous Receiver/Transmitter (UART), Inter-Integrated Circuit (I2C), and Serial Peripheral Interface (SPI) communication protocols across distinct application scenarios. Subsequent to a thorough comparative scrutiny, this study ultimately elucidates the respective merits and demerits of the UART, I2C, and SPI communication protocols, in tandem with their most judicious application contexts. This research endeavor serves to furnish engineers with valuable insights for the judicious selection of serial bus protocols.

Bidirectional Multi-Device Daisy Chain Communication Architecture and Verification Based on UART Serial Communication Protocol

This paper proposes an innovative bidirectional multi-device daisy chain communication framework grounded in the Universal Asynchronous Receiver-Transmitter (UART) serial communication protocol. This intricate architecture employs four distinct physical Input/Output (IO) interfaces to facilitate dynamic serial communication amongst multiple devices. These devices can be conjoined in a sequential daisy chain or in a closed-loop ring configuration. To further enhance the functionality, our system incorporates a unique mechanism that leverages randomized device codes for rapid address allocation. This not only facilitates directional communication but also supports broad-spectrum broadcast transmissions. An exhaustive simulation of the said protocol was carried out utilizing Proteus software in tandem with a Microcontroller Unit (MCU) model. Critical parameters such as communication response delay, the cumulative failure rate of transmissions, and the isolated failure rate of individual data packets between nodes were meticulously evaluated. Preliminary findings underscore the protocol's potential in fostering cost-effective and dependable communication amongst a plethora of devices. The practicality and versatility of this system manifest prominently in arenas like cluster robot command, robotic automation, and holistic environmental monitoring.

A multi-microcontroller-based hardware for deploying Tiny machine learning model

<span lang="EN-US">The tiny machine learning (TinyML) has been considered to applied on the edge devices where the resource-constrained micro-controller units (MCUs) were used. Finding a good platform to deploy the TinyML effectively is very crucial. The paper aims to propose a multiple micro-controller hardware platform for productively running the TinyML model. The proposed hardware consists of two dual-core MCUs. The first MCU is utilized for acquiring and processing input data, while the second is responsible for executing the trained TinyML network. Two MCUs communicate to each other using the universal asynchronous receiver-transmitter (UART) protocol. The multi-tasking programming technique is mainly applied on the first MCU to optimize the pre-processing new data. A three-phase motors faults classification TinyML model was deployed on the proposed system to evaluate the effectiveness. The experimental results prove that our proposed hardware platform was improved 34.8% the total inference time including pre-processing data of the proposed TinyML model in comparing with single micro-controller hardware platform.</span>

A Systematic Analysis of The UART Transceiver Theory and Application

This article introduces the theoretical foundation and application of Universal Asynchronous Receiver/Transmitter (UART) in four chapters, including the history and structure of UART transceivers, and so on. UART is a kind of communication hardware using serial Asynchronous communication, which has the advantages of simple structure and good stability. It can convert serial data and parallel data to each other and transmit data between devices. It is widely used on various devices. In the 50 years since its invention, it has undergone many improvements and improvements. In the end, UART transceivers became one of the extremely important hardware in modern electronic technology. At present, UART transceivers are applied in many fields, including healthcare, the Internet of Things, and avionics. Its application in the fields of healthcare and the Internet of Things is of great significance, providing more possibilities for a more convenient life for humanity. Meanwhile, researchers are also attempting to continue improving the transmission speed of UART transceivers and reducing their power consumption.

Analysis of the baud rate of the UART to affects the data

This article explores the impact of different baud rates on Universal Asynchronous Receiver/Transmitter (UART) asynchronous serial communication. It discusses the frame format and calculation method of baud rate error, as well as the main reasons for error, such as clock error, sampling error, line noise, data bit error, and software delay. To ensure reliable communication, it is essential to test and debug the actual baud rate and adjust it accordingly. The study found that higher expected baud rates resulted in higher baud rate errors, affecting transmission distance, speed, reliability, and system complexity. The appropriate baud rate should be selected based on specific application scenarios and requirements. Higher baud rates are needed for high-speed transmissions, while lower baud rates are required for long transmission distances or high reliability requirements. However, further research is needed to determine the impact of unallocated baud rates on data. Overall, this article provides valuable insights into the development of UART.

Managing Concurrent Queues for Efficient In- Vehicle Gateways

In modern vehicles, electrical control units communicate over multiple in-vehicle networks via domainor zone-oriented gateway architectures. This work examines efficient frame transfer across incoming and outgoing Controller Area Network (CAN) interfaces at a gateway. In our embedded platform prototype, each CAN interface of a CAN-to-CAN gateway is controlled independently by a corresponding Portable Operating System Interface (POSIX) thread. Inter-thread communication and synchronization are implemented using shared data structures, either lock-free concurrent queues or traditional lock-based circular queues that embody single-producer single-consumer (SPSC) principles. Our experimental framework provides a realistic open automotive platform that integrates multiple CAN interfaces. An Odroid XU3 device acts as a gateway, providing two Universal Asynchronous Receiver- Transmitter (UART) to CAN interfaces that lead to Raspberry Pi 3B nodes (connected to CAN via Serial Peripheral Interface (SPI)). To increase communication reliability and performance by minimizing frame loss and improving the egress CAN frame rate, low-level parameters at the gateway are optimized, especially the inter-character delay of the UART-to-CAN interfaces. Our experiments show that the frame waiting time in the queue is shorter for the concurrent queue, while relaying messages is equally fast, reaching a maximum output rate of ~380 frames/s for large enqueue rates near saturation. Power consumption is almost four times higher for the concurrent queue implementation.

Design And Implementation of UART Based on Verilog HDL

As a two-way transmission channel, Universal Asynchronous Receiver/Transmitter (UART) not only greatly improves the efficiency of information transmission between computers and external devices, but also ensures the accuracy and consistency of information by eliminating metastable state, setting baud rate and other means. In this paper, on the basis of fully understanding the definition and function of UART, based on Verilog HDL language to build UART, and through Modelsim simulation, image and data. The experimental results show that the receiving and sending module of this module works well and meets the requirements of full-duplex serial communication equipment. There is no doubt that the design of this paper has made a more detailed explanation of the basic operating principle of UART, which will contribute to its further development.

Real-time performance improvement approach based on FPGA in OFDR system

This paper presents a novel approach to accelerate the data processing rate in optical frequency-domain reflectometry (OFDR) system. In conventional solution, data is sampled by data acquisition card and then sent to personal computer (PC) for data processing through high-speed interface such as peripheral component interconnect express (PCIE) and so on. But frequently-used general laptop can’t provide this interface. What’s more, long time is necessary to complete the calculation in PC due to the limitations of serial processing in central processing unit (CPU). To improve the real-time performance of OFDR system, in our work, field-programmable gate array (FPGA) is used as hardware circuit to complete the calculation task and then send the results to PC only to display through universal asynchronous receiver/transmitter (UART) interface in the OFDR system simultaneously. In this way, the refresh rate of output can be accelerated about 50 times, which means the real-time performance of the system is improved a lot.

Implementation of the advanced encryption standard algorithm on an FPGA for image processing through the universal asynchronous receiver-transmitter protocol

<span lang="EN-US">Communication among end users can be based either on wired or wireless technology. Cryptography plays a vital role in ensuring data exchange is secure among end users. Data can be encrypted and decrypted using symmetric or asymmetric key cryptographic techniques to provide confidentiality. In wireless technology, images are exchanged through low-cost wireless peripheral devices, such as radio frequency identification device (RFID), nRF, and ZigBee, that can interface with field programmable gate array (FPGA) among the end users. One of the issues is that data exchange through wireless devices does not offer confidentiality, and subsequently, data can be lost. In this paper, we propose a design and implementation of AES-128 cipher algorithm on an FPGA board for image processing through the <a name="_Hlk107307233"></a>universal asynchronous receiver transmitter (UART) protocol. In this process, the advanced encryption standard (AES) algorithm is used to encrypt and decrypt the image, while the transmitter and receiver designs are implemented on two Xilinx BASYS-3 circuits connected with a ZigBee RF module. The encrypted image uses less memory, such as LUTs (141), and also consumes less chip power (0.0291 w), I/O (0.003), block RAM (0.001 w), data, and logic to provide much higher efficiency than wired communication technology. We also observe that images can be exchanged through the UART protocol with different baud rates in run time.</span>

A Custom Parallel Hardware Architecture of Nonlinear Model-Predictive Control on FPGA

This article presents the field-programmable gate array (FPGA) implementation of a particle swarm optimization (PSO)-based nonlinear model-predictive control (NMPC) for applications with millisecond timescales and resource-constrained embedded systems. A custom hardware circuit architecture of an NMPC controller, which mainly includes phase-locked loop clock, universal asynchronous receiver transmitter interface, trigonometric function, random number generator, objective function, and PSO solver modules, is implemented on the FPGA based on a hardware description language specification. It employs parallelism, pipelining, and specialized numerical formats to enhance the online computation performance of NMPC. In addition, the partial parallel expansion calculations of the fitness (objective) function and the particle position update are adopted for trading off the computational performance against resource usage. The hardware-in-the-loop experimental results through controlling a wheeled mobile robot model demonstrate that the design is capable of computing the required control action in real time by using a midrange FPGA, while still offering good control performance.