High-speed 1-bit Full Adder Research Articles

Leakage Reduction Methodology in CMOS for the Design of 1-Bit Full Adder

This paper presents low leakage and high speed 1-bit full adder projected with low threshold NMOS transistors in associations with universal logic gates which leads to have reduced power and delay. The customized NAND and NOR gates, a necessary blocks, are presented to design a proposed adder cell. The simulations for the designed circuits performed in cadence virtuoso tool with 65 nm CMOS technology at a supply voltage of 1 Volts. The proposed universal gates and 1-bit adder cell is compared with conventional NAND/NOR gates and 1-bit adder. The proposed adder schemes with modified universal logic gates achieve significant saving in terms of delay which are more than 24% and which is at the cost of 5% when compared with conventional designs.

Low-Power High Speed 1-bit Full Adder Circuit Design in DSM Technology

Low-Power High Speed 1-bit Full Adder Circuit Design in DSM Technology