This research explores the optimization of epoxy curing parameters to minimize void formation in 3-IC-Chip-MAPBGA packages, a subset of BGA packages, crucial components in high-density interconnect applications. The study utilizes a systematic approach involving design of experiments (DOE) assisted by statistical JMP tool to manipulate curing profiles, aiming to achieve void reduction while preserving adhesion properties. Various analytical techniques, including X-ray imaging, differential scanning calorimetry (DSC), thermogravimetric analysis (TGA), die shear strength tests, and C-Sam analysis for delamination, are employed to analyze void formation, material characteristics, mechanical properties, and structural integrity. The findings demonstrate that the sample with a 2nd step curing profile, identified as sample#3, which includes a ramp time of 15 min, a 1st step curing temperature of 90 °C with a soak time of 20 min, and a 2nd step ramp time of 20 min, exhibits the most favourable outcome in void reduction. This sample shows a notably lower void presence of 3.66 % and the highest die shear strength of 126 MPa. In contrast, the control sample, serving as a reference, displays a void percentage of 7.28 %, nearly twice as high as that of sample#3, and much lower die shear strength of 80 MPa at 25 °C. Adopting the curing profile of sample#3 also leads to a substantial 18.75 % reduction in cycle time compared to the control sample. The study highlights the importance of balancing curing parameters to mitigate void formation and maintain optimal mechanical properties, offering valuable insights for improving the reliability of high-density interconnect applications.
Read full abstract