Year Year arrow
arrow-active-down-0
Publisher Publisher arrow
arrow-active-down-1
Journal
1
Journal arrow
arrow-active-down-2
Institution Institution arrow
arrow-active-down-3
Institution Country Institution Country arrow
arrow-active-down-4
Publication Type Publication Type arrow
arrow-active-down-5
Field Of Study Field Of Study arrow
arrow-active-down-6
Topics Topics arrow
arrow-active-down-7
Open Access Open Access arrow
arrow-active-down-8
Language Language arrow
arrow-active-down-9
Filter Icon Filter 1
Year Year arrow
arrow-active-down-0
Publisher Publisher arrow
arrow-active-down-1
Journal
1
Journal arrow
arrow-active-down-2
Institution Institution arrow
arrow-active-down-3
Institution Country Institution Country arrow
arrow-active-down-4
Publication Type Publication Type arrow
arrow-active-down-5
Field Of Study Field Of Study arrow
arrow-active-down-6
Topics Topics arrow
arrow-active-down-7
Open Access Open Access arrow
arrow-active-down-8
Language Language arrow
arrow-active-down-9
Filter Icon Filter 1
Export
Sort by: Relevance
  • Research Article
  • Cite Count Icon 8
  • 10.1016/j.vlsi.2015.07.014
A statistics-based digital background calibration technique for pipelined ADCs
  • Aug 3, 2015
  • Integration, the VLSI Journal
  • Hamidreza Mafi + 2 more

  • Research Article
  • Cite Count Icon 10
  • 10.1016/j.vlsi.2015.07.008
An all-digital self-calibrated delay-line based temperature sensor for VLSI thermal sensing and management
  • Jul 29, 2015
  • Integration, the VLSI Journal
  • Shuang Xie + 1 more

  • Research Article
  • Cite Count Icon 8
  • 10.1016/j.vlsi.2015.07.007
Scaling trends of power noise in 3-D ICs
  • Jul 26, 2015
  • Integration, the VLSI Journal
  • Kan Xu + 1 more

  • Research Article
  • Cite Count Icon 1
  • 10.1016/j.vlsi.2015.07.006
System-level synthesis of multi-ASIP platforms using an uncertainty model
  • Jul 22, 2015
  • Integration, the VLSI Journal
  • Laura Micconi + 2 more

  • Research Article
  • Cite Count Icon 2
  • 10.1016/j.vlsi.2015.07.002
Average latency and link utilization analysis of heterogeneous wormhole NoCs
  • Jul 21, 2015
  • Integration, the VLSI Journal
  • Yaniv Ben-Itzhak + 2 more

  • Research Article
  • Cite Count Icon 8
  • 10.1016/j.vlsi.2015.06.005
A new parallel hardware architecture for high-performance stereo matching calculation
  • Jul 3, 2015
  • Integration, the VLSI Journal
  • Young-Ho Seo + 2 more

  • Research Article
  • Cite Count Icon 4
  • 10.1016/j.vlsi.2015.06.004
Memory customisations for image processing applications targeting MPSoCs
  • Jun 25, 2015
  • Integration, the VLSI Journal
  • David Watson + 1 more

  • Research Article
  • Cite Count Icon 45
  • 10.1016/j.vlsi.2015.06.003
A new leakage-tolerant domino circuit using voltage-comparison for wide fan-in gates in deep sub-micron technology
  • Jun 15, 2015
  • Integration, the VLSI Journal
  • Mohammad Asyaei

  • Open Access Icon
  • Research Article
  • Cite Count Icon 9
  • 10.1016/j.vlsi.2015.05.004
A nature-inspired firefly algorithm based approach for nanoscale leakage optimal RTL structure
  • Jun 5, 2015
  • Integration, the VLSI Journal
  • Elias Kougianos + 1 more

  • Research Article
  • Cite Count Icon 20
  • 10.1016/j.vlsi.2015.05.005
A novel memristor based physically unclonable function
  • May 27, 2015
  • Integration, the VLSI Journal
  • Jimson Mathew + 4 more