Abstract
Presented is a circuit implementation for the discrete-time zigzag map, which exhibits high speed, low power consumption, and above all resilience to process variations. Circuit parameter variations result in alteration of the chaotic map parameters, such as the slope and the location of the breakpoints in the map, which in turn degrade the randomness of the generated bit sequence or even cause the saturation problem when the map is used in a truly random number generator (TRNG). Because of the resilience of the presented circuit implementation to process variations, a truly random sequence is obtained that passes all the TRNG statistical test suites, after very simple post-processing of the output bit sequence.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.