Abstract

This paper proposes a zero-sequence current (ZSC) suppression method using a phase locked loop (PLL). A dual inverter with a common power source generates the ZSC compared to other dual inverter. The reason is that common power source is used and ZSC path is formed by switching. In addition, the ZSC is generated by a zero-sequence voltage (ZSV) and the power switches dead time. The ZSC increases the noise of the open-winding motor and the switching loss of the power switches. In the dual inverter with a common power source, the ZSC has to be considered compared to other dual inverter. The proposed method synchronizes the ZSC to the newly created d-axis through the PLL, and reduces the synchronized ZSC through the PI controller. The validity and effectiveness of the proposed method are verified through simulation results.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.