Abstract
The article presents novel multi operand adder using seamless pipelining concept. The proposed adder synthesized using Xilinx 14.2 software and implemented on Virtex-5(xc5vfx30t-3ff665) device. Delay and device utilization parameter i.e. number of slice LUTs are compared with carry propagate adder (CPA), carry save adder (CSA), and conventional pipelined adder. And it shows our method gives the highest frequency of operation among all the methods.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
