Abstract
A novel four-quadrant CMOS analog multiplier has been designed and integrated using linearized differential stages as basic building blocks. The multiplier offers high input resistance and linear input ranges of /spl plusmn/2.5 V for a supply voltage of /spl plusmn/5 V. A 3-dB bandwidth of at least 1.6 MHz is attainable for either input.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
