Abstract
Adaptive Decimation can be applied to compress images with good visual quality and at low bit-rate, but involving floating point computation that requires the use of medium speed processors to achieve real time operation. A new approach proposed restructures the Adaptive Decimation algorithm, to a form using only a few simple arithmetic operations, which can be implemented with simple logical circuits. The encoder is practically free from complex numerical computation. Hardware implementation of the proposed algorithm was realized in FPGA. The architecture of the encoder is simple and suitable for applications in the development of low cost non-processor based portable device real time application.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.