Abstract
Sigma-delta signal processing or SDSP has been proposed as a method for reducing system costs by eliminating the decoding of a /spl Sigma//spl Delta/ bitstream prior to processing. In this paper we analyse the tradeoff with the more conventional approach through the study of a bitstream FIR filter. We find that the system cost of the SDSP FIR filter is less than that for the decoded PCM filter below a certain number of taps. We also present the design of a VLSI demonstrator chip that implements 16 FIR taps and a remodulator with a 16-bit dynamic range that is cascadable for higher filter orders.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
