VLSI architecture of binary encoding technique for fast motion estimation based on Hamming distances

Abstract

One-bit and two-bit transforms-based block motion estimation methods are introduced to reduce the computational complexity of the ME procedure by assisting a modest Boolean XOR operation, matched with lower bit-depth illustrations of image frames. However, due to some computational complexity and failure to develop the mathematical expression at the hardware level, a binary encoding mapping function technique is proposed. The mathematical expressions for the proposed method are easy to design and develop in hardware. The architecture of the proposed method is developed in Verilog HDL and implemented in Xilinx Artix-7. The results of the proposed method are checked for area, power and maximum frequency levels in different types of video frames.