Abstract

Modeling and test repsults are reported for TRW 1-um CMOS circuits. Excellent agreement between prediction And both Cyclotron and Californium testing has been obtained, and the results indicate that acceptable SEU error rates; can be achieved with a bulk 1u CMOS process. Unique problems in estimating SEU error rates for these advanced technology devices are discussed and key areas for further study are Proposed.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.